

# FTX2 Series High Reliability 5x7mm Ceramic LVDS/LVPECL Clock Oscillator

## Product Features

- High speed-Ultra Low Jitter LVDS , LVPECL , CMLoutput
- 0.75MHz to 1500 MHz Frequency Range
- 1.8V /2.5V /3.3V/ logic levels
- Wide operating temperature range
- Military and space screening tests available
- Calculated MTBF is  $3.8 \times 10^6$  hours at 125°C

## Applications


- FPGA/ASIC Clock Generations
- Military and Space Applications
- Extended temperature applications
- Avionics Flight Controls
- Test and Measurement Equipments
- Clock and Data Recovery

## HOW TO ORDER


FTX2	-	L	W	E	B	/	200
		Voltage	Output Logic	Frequency/Temperature Stability	Screening Level		Frequency(MHz)
		R=+1.8V	W= LVDS	A= 100 ppm over -40°C to +85°C	N = No Screening		
		N=+2.5V	P = LVPECL	B= 50 ppm over -40°C to +85°C	I = Industrial Std		
		L=+3.3V	M= CML	C= 25 ppm over -40°C to +85°C	B = MIL-PRF-55310D ,level B		
			C = CMOS	D= 100 ppm over -55°C to +125°C	S = MIL-PRF-55310D ,level S		
				E = 50 ppm over -55°C to +125°C	V = MIL-PRF-55310D ,level S 100krad(Si) total dose		
				F = 10 ppm over -55°C to +125°C			

## Package & Size

### PACKAGE DRAWING



### SUGGESTED SOLDER PAD LAYOUT



### Pin Connections

PIN	SYMBOL	DESCRIPTION
1	N/C or EOH	No Connect or Enable
2	N/C or EOH	No Connect or Enable
3	GND	Circuit & Package Ground
4	Output	RF Output
5	Output	Complimentary RF Output
6	V <sub>CC</sub>	Supply Voltage

# FTX2 Series High Reliability 5x7mm Ceramic LVDS/LVPECL Clock Oscillator


## Electrical Performance

	PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Absolute Maximums	Maximum Supply Voltage	$V_{CC}$	-	-0.5	-	5.0	V	
	Storage Temperature	$T_{STG}$	-	-55	-	125	°C	
	Frequency Range LVPECL and LVDS	$f_0$	-	0.75	-	1500	MHz	
	Frequency Stability	$\Delta f/f_0$	-	-	-	20, 25, 50 or 100	± ppm	
	Operating Temperature Commercial Industrial Military	$T_A$	-	-20 -40 -55	25	70 85 125	°C	
Electrical and Waveform Parameters	Supply Voltage(Optional 1.8V)	$V_{CC}$	± 5 %	2.38 3.14	2.5 3.3	2.63 3.47	V	
	Supply Current LVPECL LVDS	$I_{CC}$	Maximum Load	-	50 25	120 100	mA	
	Start Up Time	$T_S$	Application of $V_{CC}$	-	3	5	ms	
	Phase Jitter	$t_{jrms}$	Bandwidth 12 kHz - 20 MHz	-	-	1	ps RMS	
	Period Jitter	$p_{jrms}$	-	-	-	5	ps RMS	
	Enable Function		Standby					
	Enable Input Voltage	$V_{IH}$	Pin 1 or Pin 2 Logic '1', Output Enabled	$0.7 * V_{CC}$	-	-	V	
	Disable Input Voltage	$V_{IL}$	Pin 1 or Pin 2 Logic '0', Output Disabled	-	-	$0.3 * V_{CC}$		
	Disable Current	$I_{IL}$	Pin 1 or Pin 2 Logic '1', Output Disabled	-	-	20	uA	
	Enable Time	$T_{PLZ}$	Pin 1 or Pin 2 Logic '1'	-	-	5	ns	
	<b>LVPECL WAVEFORM</b>							
	Output Load	$R_L$	-	-	50	-	Ohms	
	Output Duty Cycle	SYM	@ $V_{CC} - 1.3V$	45	-	55	%	
	Output Voltage Levels							
	Logic '1' Level	$V_{OH}$	PECL Load	$V_{CC} - 1.025V$	-	-	V	
	Logic '0' Level	$V_{OL}$	PECL Load	-	-	$V_{CC} - 1.62V$		
	Rise and Fall Time	$T_R, T_F$	@ 20% - 80% Levels	-	0.8 0.5	2.5 2.0	ns	
	<b>LVDS WAVEFORM</b>							
	Output Load	$R_L$	Between Outputs	-	100	-	Ohms	
	Output Duty Cycle	SYM	@ 1.25V	45	-	55	%	
	Differential Output Voltage	$V_{OD}$	$RL = 100$ Ohms	247	350	454	mV	
	Differential Output Error	-	-	-	-	50	mV	
	Offset Voltage	$V_{OS}$	LVDS Load	1.125	1.25	1.375	V	
Offset Error	-	-	-	-	50	mV		
Output Voltage Levels								
Logic '1' Level	$V_{OH}$	LVDS Load	-	1.43	1.7	V		
Logic '0' Level	$V_{OL}$	LVDS Load	0.8	1.1	-			
Rise and Fall Time	$T_R, T_F$	@ 20% - 80% Levels	-	0.8 0.5	2.5 2.0	ns		

Notes:

- Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 10 year aging.

PECL/LVDS OUTPUT WAVEFORM



ENABLE TRUTH TABLE

PIN 1 or PIN 2	PIN 4 / PIN 5
Logic '1'	Output
Open	Output
Logic '0'	High Imp.